A logic design for a built-in self-testing implementation of a march test able to cover a reduced model of 3–coupling faults in n 1 random–access memories (RAMs) is discussed. The logic design is focused on the march ...