SUDACEVSCHI, Viorica; ABABII, Victor; CALUGARI, Dmitri; BORDIAN, Dimitrie
(Institute of Electrical and Electronics Engineers, 2017)
This paper presents a synthesis method for delay time evaluation in the printed circuit boards based on Timed Hard Petri Nets. For the specification and modeling of the delay time evaluation system, Timed Synchronous Petri ...