

## **CTS OPTIMIZATION ON 3D INTEGRATION**

**Ionica-Marcela PLETEA<sup>1</sup>, Victor SONTEA<sup>2</sup>, Iolanda ALECSANDRESCU<sup>3</sup>**

<sup>1</sup>*Technical University of Moldova, 168 Stefan cel Mare, Chisinau, Republic of Moldova*

<sup>2</sup>*Technical University of Moldova, 168 Stefan cel Mare, Chisinau, Republic of Moldova*

<sup>3</sup>*Technical University "Gheorghe Asachi" of Iasi, Bvd. Professor Dimitrie Mangeron 65, Iasi, Romania*

\*Corresponding author: Ionica-Marcela Pletea, i\_pletea@yahoo.com

One of the purposes of realizing 3D integration is to reduce the interconnect complexity and delay associated with 2D, which are widely considered as barriers to continued performance gains in future generations. 3D integration has a big impact on all the levels of the flow, starting with the floorplan continuing with the placement, the clock tree synthesis and the routing part. The reduction in wire length enabled a size decrease of the logic gate drivers for these wires, which reduced the distance between logic gates and wire length, causing a "positive effect" that significantly reduce total silicon area.

In this article we have implemented and optimized Clock Tree in a design placed 3D and we have analyzed the results and the impact of reducing wire length on the area, power and timing of the built clock tree. Due to decreasing length of the wires, the number of the buffers and the invertors used to create clock tree is decreasing significantly and optimizing CTS using different strategies leads to a performant clock tree in terms of speed and area. We have chosen to focus on this part of the flow since the Clock Tree Synthesis level holds vital importance in the performance of the entire design. The experimental results show that all the important parameters on CTS like clock-skew, delays and power dissipation are improved compared with existing 2D integration.

**Keywords:** *3D integration, area reduction, congestion, CTS optimization, skew*

### **References**

- [1] Chiang, C, Sinha, S. „The road to 3D EDA tool readiness”, Asia and South Pacific Design Automation Conference, 2009,pp. 429-436.
- [2] D. H. Kim, S. K. Lim., "Impact of through-silicon-via scaling on the wirelength distribution of current and future 3D ICs." Interconnect Technology Conference, IEEE, 2011.
- [3] Pletea I, Wurman ZE, Or-Bach Z, et al. "Monolithic 3D layout using 2D EDA for embedded memory-rich designs". IEEE. 2015:1–2.
- [4] Jiang, I.H.-R., "Generic Integer Linear Programming Formulation for 3D IC Partitioning", IEEE SOC Conference 2009, pp. 321-324.
- [5] Clock Tree Synthesis for Timing Convergence and Timing Yield Improvement in Nanometer Technologies.