

Hardware implementation of Hopfield-like neural networks: Quantitative analysis of FPGA approach

Sergiu Zaporojan, Viorel Carbune, Radu Razvan Slavescu

<https://doi.org/10.1109/ICCP53602.2021.9733628>

Abstract

Recent progress in AI is largely attributed to the development of machine learning, especially in the algorithm and neural network models. On the other hand, hardware is on the critical path for the future of AI in the big data era. The rapid development of embedded intelligence for machine learning applications is causing the systems to grow more and more complex. FPGA-based solutions are emerging as the right choice for the implementation of these applications. Obviously, it is very important to understand the impact of architectural parameters on the performance and hardware resources utilization. This paper provides a rigorous analysis of FPGA implementation of Hopfield-like neural networks. The relationship between the hardware resources used to synthesize the data path and those used to provide network connections is discussed, as well as the distribution of these resources and how it depends on the variation in the architectural parameters of the network. The analysis presented in this paper is based on Intel/Altera Cyclone FPGA devices.

Keywords: machine learning, Hopfield neural networks, neural networks, analytical models, hardware, embedded intelligence

References

1. S. J. Russell and P. Norvig, Artificial Intelligence: A modern approach, Pearson, pp. 1115, 2020.
[Google Scholar](#)
2. K. P. Murphy, Machine Learning: A Probabilistic Perspective, MIT Press, pp. 1067, 2012.
[Google Scholar](#)
3. C. Aggarwal, Neural Networks and Deep Learning, Springer International Publishing, pp. 497, 2018.

**IEEE 17th International Conference on Intelligent Computer
Communication and Processing (ICCP)
28-30 Oct. 2021, Cluj-Napoca, Romania
pag 243-250**

[CrossRef](#)

[Google Scholar](#)

4. J. J. Hopfield, "Neural Network and Physical Systems with Emergent Collective Computational Abilities", *Proceedings of the National Academy of Science*, vol. 79, no. 8, pp. 2554-2558, 1982.

[CrossRef](#)

[Google Scholar](#)

5. K. Berggren, Q. Xia, K. K. Likharev, D. B. Strukov, H. Jiang, T. Mikolajick, D. Querlioz, M. Salinga, J. R. Erickson, S. Pi et al., "Roadmap on emerging hardware and technology for machine learning", *Nanotechnology*, vol. 32, no. 1, pp. 012002, 2021.

[CrossRef](#)

[Google Scholar](#)

6. Hardware Implementation of Intelligent Systems, Physica-Verlag Heidelberg, pp. 282, 2001.

[CrossRef](#)

[Google Scholar](#)

7. J. Hennessy and D. Patterson, *Computer Architecture: A Quantitative Approach*, pp. 857, 2012.

[Google Scholar](#)

8. K. P. Seng, P. J. Lee and L.M. Ang, "Embedded Intelligence on FPGA: Survey Applications and Challenges", *Electronics*, vol. 10, no. 8, pp. 895, 2021, [online] Available: <https://doi.org/10.3390/electronics10080895>.

[Google Scholar](#)

9. S. Zaporozjan, V. Secieru, V. Dorogan and V. Moraru, "Early estimation of gain/loss in quality in designing the embedded systems", *Proc. of 11th IEEE International Conference on Communications (COMM 2016)*, pp. 361-366, 2016.

[View Article](#)

[Full Text: PDF \(378\)](#)

[Google Scholar](#)

10. A. Meyer-Baese and V. Schmid, *Pattern Recognition and Signal Analysis in Medical Imaging*, Elsevier, pp. 444, 2014.

[Google Scholar](#)

11. D. Popovic, "Intelligent Control with Neural Networks" in *Soft Computing and Intelligent Systems. Theory and Applications*, Elsevier, pp. 419-467, 2000.

[CrossRef](#) [Google Scholar](#)

12. D. Moldovan, I. Anghel, T. Cioara and I. Salomie, "Particle Swarm Optimization Based Deep Learning Ensemble for Manufacturing Processes", *Proc. of 16th IEEE International Conference on Intelligent Computer Communication and Processing (ICCP 2020)*, pp. 563-570, 2020.

[View Article](#)

[Full Text: PDF \(439\)](#)

[Google Scholar](#)

13. P. R. Chang, B. C. Wang, T. H. Tan, H. N. Teodorescu, L. C. Jain and A. Kandel, "Optimum multiuser detection for CDMA systems using the mean field annealing neural network" in *Hardware Implementation of Intelligent Systems*, Physica-Verlag Heidelberg, pp. 167-192, 2001.

[CrossRef](#)

[Google Scholar](#)

14. M. Zarco and T. Froese, "Self-modeling in Hopfield Neural Networks with Continuous Activation Function", *Procedia Computer Science*, vol. 123, pp. 573-578, 2018.

**IEEE 17th International Conference on Intelligent Computer
Communication and Processing (ICCP)
28-30 Oct. 2021, Cluj-Napoca, Romania
pag 243-250**

[CrossRef](#)

[Google Scholar](#)

15. A. Figas, K. Gugala, M. Szulc, A. Jurkowlanec and A. Rybarczyk, "The FPGA-based CCM class system supporting simulation of stochastic biologically realistic models of neural cells" in *Advances in Systems Science*, Warsaw: Academic Publishing House EXIT, pp. 131-137, 2010.

[Google Scholar](#)

16. G. M. Bo, D. Caviglia, H. Chible and M. Valle, "Analog VLSI hardware implementation of a supervised learning algorithm" in *Hardware Implementation of Intelligent Systems*, Physica-Verlag Heidelberg, pp. 193-217, 2001.

[CrossRef](#)

[Google Scholar](#)

17. T. G. Clarkson, C. K. Ng, C. Christodoulou and Y. Guan, "The pRAM: An adaptive VLSI chip", *IEEE Transactions on Neural Networks Special issue on neural network hardware*, vol. 4, no. 3, pp. 408-412, 1993.

[View Article](#)

[Full Text: PDF](#) (614).

[Google Scholar](#)

18. A. Tisan and J. Chin, "An End-User Platform for FPGA-Based Design and Rapid Prototyping of Feedforward Artificial Neural Networks With On-Chip Backpropagation Learning", *IEEE Transactions on Industrial Informatics*, vol. 12, no. 3, pp. 1124-1133, 2016.

[View Article](#)

[Full Text: PDF](#) (931).

[Google Scholar](#)

19. Esraa Zeki Mohammed and Haitham Kareem Ali, "Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Array", *International Journal of Computer Theory and Engineering*, vol. 5, no. 5, pp. 780-783, 2013.

[CrossRef](#)

[Google Scholar](#)

20. F. W. Wibowo, "An Analysis of FPGA Hardware Platform Based Artificial Neural Network", *Journal of Physics: Conf. Series*, vol. 1201, 2019, [online] Available: <https://doi.org/10.1088/1742-6596/1201/1/012009>.

[CrossRef](#)

[Google Scholar](#)

21. W. Mansour, R. Ayoubi, H. Ziade, R. Velazco and W. EL Falou, "An Optimal Implementation on FPGA of a Hopfield Neural Network", *Advances in Artificial Neural Systems*, vol. 2011, pp. 9, 2011, [online] Available: <https://doi.org/10.1155/2011/189368>.

[CrossRef](#)

[Google Scholar](#)

22. M. A. Mercioni, A. M. Tat and S. Holban, "Improving the Accuracy of Deep Neural Networks Through Developing New Activation Functions", *Proc. of 16th IEEE International Conference on Intelligent Computer Communication and Processing (ICCP 2020)*, pp. 385-391, 2020.

[View Article](#)

[Full Text: PDF](#) (410).

[Google Scholar](#)

23. "Nios II Processor Reference Guide", [online] Available: <https://www.intel.com/content/www/us/en/programmable/documentationdga1420498949526.html>.

[Google Scholar](#)